VEER SURENDRA SAI UNIVERSITY OF TECHNOLOGY (VSSUT), ODISHA Odd Mid Semester Examination for Academic Session 2024-25

COII	RSE N	IN MIRI R LACD	TER:3 rd
000	NOB 1	BRANCH NAME: Computer Science & Engineering / Information Technology	
FULI	L MAF	SUBJECT NAME: Digital Logic Design RKS:30 TIME:90	Minutes
		Answer AllQuestions. The figures in the right hand margin indicate Marks. <i>Symbols carry usual meaning.</i>	
Q1.		Answer all Questions.	[2×3]
C	a)	Step by step solve the followings. $(3B7D)_{16} = (?)_2$ $(31.46)_8 = (?)_{10}$	- CO1
	b)	Which Gate is called as Equivalence Gate and why? Justify.	- CO2
	c)	For a data, Hamming code 1010111 is received. What will be the correct data assuming Odd parity checker?	- CO3
Q2	a)	Convert (11010010)₂ to Gray code and Excess-3 code.	[8] - CO1
	b)	Whether Excess-3 code is a self-complementary code? Justify your answer.	-CO1
		OR	
	a)	Perform the following operations using $2^{\prime s}$ complement method. $11011-10011 \qquad 10010-00111$	- CO1
	b)	Distinguish and differentiate between Combinational circuit and Sequential circuit with example.	-C01
Q3		Differentiate between Canonical form and Standard form of a Boolean expression and simplify the following Boolean expressions. i. $F(A, B, C, D) = AB'C' + ABC' + B'C'D + ACD + A'C'$ ii. $F(A, B, C, D) = (A'+B+C)(B+C+D')(A+C'+D')$	[8] - CO2
		OR	
	a)	Simplify the expression $F = \Pi M (1, 3, 5, 12, 13, 14, 15) + d (2, 4, 7, 10)$. Implement it using universal logic gate.	- CO2
	b)	Simplify the expression $F=\sum m$ (1, 2, 5, 6, 8, 10, 11, 12, 14, 15). Implement it using logic gates.	-Ċ 0 2
Q4		Step by step derive design logic and design a BCD Subtractor circuit for subtraction of two 4-bit BCD number. Explain with example.	[8] - CO3
		OR .	
	a)	Implement the following Boolean function using multiplexer. $F(A,B,C,D) = \sum m(1,3,5,6,7,10,13,14,15)$	- CO3
	b)	Design 1to 8 Demultiplexer using 1 to 4 Demultiplexer and explain the functionality.	- CO3