



→ Digital electronics is a field of electronics involving the study of digital signals & the engineering of devices that use or produce them

Analog Signals


- Continuous signals
- Sine wave
- Human voice, natural sound are few ex.
- Cont. ranges of value
- Record sound waves as they are

Digital Signals

- Discrete signals
- Square wave
- Computers, optical drives & other electronic device
- Discontinuous values
- Converts into binary waveform



→ Digital (Asynchronous)



→ Digital (Synchronous)

* Digital Signal

Binary value represented:

- (i) 0 & 1 (ii) T & F (iii) H & L (iv) ON & OFF

Represented by values or range of values of physical qty.


CPU: Voltage level

Disk: Magnetic field direcⁿ

CD: surface pits

Dynamic RAM: Electronic Charge

Type of PLD:



PLD Config.

- ① EPROM
- ② EEPROM
- ③ Static RAM
- ④ Flash memory
- ⑤ Antifuse

* FPGA


Standards for Field Programming Gate Array is a of configurable integrated ckt that can be repeatedly manufactured after manufacturing. These are subsets of logic gates. They consists of programmable logic device/blocks with a connect. FPGA's are flexible & can be reprogrammed to perform various tasks on functions.

→ They are prog. using hardware description language.

→ Used in diverse appl. including telecommunication, aerospace, etc.

Working Principle

- FPGA work based on a reconfigurable logic architecture that allows users to program the hardware functionality after manufacturing. They consist of a matrix of configurable logic block, interconnects & I/O pads.



Octal $\rightarrow$ 3 bits
Hexadecimal $\rightarrow$ 4 bits

A $\rightarrow$ 10
B $\rightarrow$ 11
C $\rightarrow$ 12
D $\rightarrow$ 13

(35305523624)₈

3	5	3	0	5	5	2	3	6	2	4
011101011000101101010011110010100										
B	1	6	A	7	9	4				

(B16A794)₁₆

Assignment

9's compl. - 5 problems
10's compl. - 5 problems

99999
30718

69282

100000
30718

69282

+ 1111
1

0000
1 0000

1000100
+ 0111011

0111100

* Signed Binary Number

⊕ Positive: MSB = 0

⊖ Negative: MSB = 1

signed magnitude signed 1's comp. signed 2's comp.

n bits

signed magnitude: $-(2^{n-1}-1)$ to $(2^{n-1}-1)$
2's

2's: $-(2^{n-1})$ to $(2^{n-1}-1)$

BCD → Binary Coded Decimal

Add 6

5 + 5

$$\begin{array}{r} 0101 \\ + 0101 \\ \hline 1010 \\ + 0110 \\ \hline \textcircled{1} 0000 \end{array}$$

$$\begin{array}{r} 1010 \\ + 0011 \\ \hline 1101 \end{array}$$

$$\begin{array}{r} 100 \\ 0001 \ 0000 \end{array}$$

$$\begin{array}{r} 0001 \ 0000 \\ \hline 1 \ 0 \end{array}$$

Greater than 9 or carry
none so
Add 6

$$\begin{array}{r} 7 \quad 0111 \\ + 6 \quad 0110 \\ \hline 1101 \\ + 0110 \\ \hline \textcircled{1} 0011 \end{array}$$

$$\begin{array}{r} 13 \\ \swarrow \quad \searrow \\ 0001 \ 0011 \end{array}$$

Assignment - 03

Take your own number
and go for BCD

Excess - 3
code is
self
complement
Justify

EBCDIC code

8-bit alphanumeric code

Excess - 3 Binary + 0011

$$\begin{array}{r} 1 \quad 3 \\ + 3 \quad 3 \\ \hline 4 \quad 6 \\ \hline 0100 \ 0110 \end{array}$$


$$\begin{array}{r} 13 \rightarrow \text{excess - 3} \\ \downarrow \\ 0100 \ 0010 \end{array}$$

ASCII → American Standard Code for Information Interchange.

Short the $0 \rightarrow 0 \rightarrow 0^1$

Bubbled NAND Gate
is same as OR gate

NOR to AND gate



XOR

ODD no. of inputs are 1.
then output is 1

XNOR

For 2 input only

If both inp. are same, the output will be 1.


→ Equivalence gate

Assignment

Design diff. logic gates using transistor & explain

Realisation of all logic gates by Proteus
Date : 30/7/2024

Gate Delay Propagation Delay



$$(x+y)(x+z)(\overline{xz})$$

$$\begin{aligned} 1 &\rightarrow 0 \\ 0 &\rightarrow 1 \\ (+) &\rightarrow (.) \\ (.) &\rightarrow (+) \end{aligned}$$

Identity Name

AND form

OR form

Identity law

$$1x = x$$

$$0 + x = x$$

Null law

$$0x = 0$$

$$1 + x = 1$$

Idempotent law

$$xx = x$$

$$x + x = x$$

Inverse law

$$x\overline{x} = 0$$

$$x + \overline{x} = 1$$

Absorption law

$$x(x+y) = x$$

$$x + xy = x$$

Demorgan

$$\overline{(xy)} = \overline{x} + \overline{y}$$

$$\overline{(x+y)} = \overline{x} * \overline{y}$$






Distributive law

$$x + (yz)$$

$$x(y+z)$$

$$= (x+y)(x+z)$$

$$xy + xz$$



SOP and POS

↑
Sum of
products.

↑
Product of
sums

$$F(x, y, z)$$

$$F(x, y, z) = (x+y)(y+z)(z+x)$$

$$\Rightarrow xy + yz + xz$$

literal: A variable or its complement

Prod term: •

Sum term: +

Minterm: A prod term in which all variables appear exactly once, either complemented or uncomplemented
 $(abc) + (\bar{a}b\bar{c})$

Max term: A sum term

$$(a+b+c) \cdot (\bar{a}+\bar{b}+\bar{c})$$

x	y	z
0	0	0

Minterm

$$x'y'z' = m_0$$

Max term

$$x+y+z = M_0$$

Canonical forms

$$f(a, b, c) = \sum m(1, 2, 4, 6)$$

Sum of
products

Minterms

m_1, m_2, m_4, m_6

$$f(a, b, c) = \prod M(0, 2, 5, 7)$$

Products
of sum

Max
terms

m_0, m_3, m_5, m_7

$$\rightarrow (x_0, x_0, x_0 + x_0, x_0)$$

$$m_j = M_j$$

Standard form

No need that all variable appear.

$$\text{SOP} \rightarrow a + \bar{a}$$

$$\text{POS} \rightarrow a\bar{a}$$

$$a'b'c + bc' + ac'$$

$$a'b'c' + (a + \bar{a})bc' + a(b + b')c'$$

$$a'b'c' + \underline{abc'} + a'bc' + \underline{abc'} + ab'c'$$

$$\Rightarrow a'b'c' + abc' + a'bc' + ab'c'$$

$$(a + b + c) \cdot (b' + c') \cdot (a' + c')$$

$$(a + b + c) (\cancel{a\bar{a}}) (b' + c') \cdot (a' + c' + b\bar{b})$$

$$(a + b + c) (a + b' + c') (\underline{a' + b' + c'}) + (a' + c' + b) + (\underline{a' + c' + b'})$$

$$(a + b + c) (a + b' + c') (a' + c' + b) (a' + b' + c')$$

⊗ Minimization Techniques

	cd'	cd	cd	cd'
$A'B'$	0	1	3	2
$A'B$	4	5	7	6
AB	12	13	15	14
AB'	8	9	11	10

$x \backslash y$	(y') 0	(y) 1
(x') 0	0	1
(x) 1	1	1

Adjacent
Octet $\rightarrow$ Quad $\rightarrow$ pairing

	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB
$\bar{A}$				
A				

$$\bar{x}\bar{y}\bar{z} + x\bar{y}\bar{z} + \bar{x}y\bar{z} + x y \bar{z}$$

$$\bar{y}\bar{z} + y\bar{z}$$

$$\bar{z}(y + \bar{y}) = \bar{z}$$

$$\bar{x}(\bar{y}\bar{z} + y\bar{z})$$

$$\bar{x}(\bar{y}\bar{z} + y\bar{z} + y\bar{z} + y\bar{z})$$

$$\bar{x} \cdot 1$$

$$+$$

$$x(\bar{y}\bar{z} + y\bar{z})$$

~~2/28~~

$$F(w, x, y, z) = \bar{w}\bar{x}\bar{y}\bar{z} + \bar{w}\bar{x}y\bar{z} + \bar{w}x\bar{y}\bar{z} + \bar{w}x\bar{y}z + \bar{w}x\bar{y}\bar{z} + \bar{w}x\bar{y}z + \bar{w}x\bar{y}\bar{z} + \bar{w}x\bar{y}z$$

	yz	00	01	11	10
wx	00	1	1	0	1
	01	0	0	0	1
	11	0	0	0	0
	10	1	1	0	1

corner
can be
a group

Total: 3 group

Qomali

$$\overline{w} \overline{x} + \overline{w} \overline{x} + \overline{y} \overline{z} + y \overline{z}$$

$$\textcircled{\overrightarrow{n}} + \textcircled{\overrightarrow{\cancel{n}}}$$

Quad

$$\overline{w} \overline{x} + w \overline{x} + \overline{y} z$$

$$\# \left(\overline{w} \overline{x} \overline{y} \overline{z} + \overline{w} \overline{x} y z + \overline{w} x \overline{y} \overline{z} + w x y \overline{z} \right. \\ \left. + w \overline{x} \overline{y} \overline{z} + \overline{w} x y z + \overline{w} x y \overline{z} \right)$$

$$\overline{w} \overline{y} \overline{z} \quad \overline{w} \overline{x} + \overline{w} x$$

$$\overline{w} (\overline{x} + x) = \overline{w}$$

$$\overline{y z} + y \overline{z}$$

$$\frac{\overline{w}x + w\overline{x}}{x + x} = \frac{w\overline{x} + \overline{w}x}{x}$$



$\overline{wyz} \cdot \overline{z}$

$$y\bar{z} + y\bar{z}$$

$$yz + \overline{w}yz + \overline{w}xy$$

$$\overline{\omega x} + \overline{\omega} x$$

$\overline{w}$

$\overline{w} + \theta$

9


Don't care Condition

00 00 11 10

$$\begin{array}{r} 0001 \\ 0011 \\ \hline 0001 \\ 0011 \end{array}$$


$$\begin{array}{cccc} w & x & y & z \\ 0 & 0 & 1 & 1 \\ 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 \end{array}$$

$$\overline{w} \overline{x} \text{ } + yz$$



Consider less don't care cond?

Redundancy



One ungrouped can be grouped once

	00	01	11	10	
00	0	0	1	0	
01	1	1	1	0	→ Redundant one (no quad)
11	0	1	1	1	
10	0	1	0	0	(Only 4 pairs)

Q) Using Boolean Algebra, Solve

(i) $x + x = x$

(ii) $x \cdot x = x$

(iii) $x + 1 = 1$

(iv) $x + xy = x$

(v) $x(x + y) = x$

(vi) $x + \bar{x}y = x + y$

(vii) $x(\bar{x} + y) = xy$

Soln

(i) $x + x$

$\Rightarrow x(1 + x)$ (Null law)

$\Rightarrow x \cdot 1$

$\Rightarrow x$

(ii) $x \cdot x = x$

Module-3

2-Bit

<u>A</u>	<u>B</u>	<u>Sum</u>	<u>Carry</u>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


<u>Sum</u>	A	B	$\bar{A}$	$\bar{B}$
0	0	0	1	1
1	0	1	1	0
1	1	0	0	1
0	1	1	0	0

<u>Carry</u>	A	B	$\bar{A}$	$\bar{B}$
0	0	0	1	1
0	0	1	1	0
0	1	0	0	1
1	1	1	0	0

$$A\bar{B} + \bar{A}B$$

(XOR gate)

$$AB$$



A	B	C-In	Sum	C-Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

A	BC	$\bar{B}\bar{C}$	$B\bar{C}$	$\bar{B}C$
$\bar{A}$	0	1	0	1
A	1	0	1	0

A	BC	00	01	11	10
0		0	0	1	0
1		0	1	1	1

$$\# \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$

$$\bar{A}\bar{B}(\bar{C} + C) + A\bar{B}(\bar{C} + C)$$

$$\Rightarrow A \oplus B \oplus C$$

$$\# BC + AC + AB$$

Half Subtractor

2-Bit

<u>A</u>	<u>B</u>	<u>Difference</u>	<u>Borrow</u>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

A \ B	0	1
0	0	1
1	1	0

$$D = A\bar{B} + \bar{A}B$$

A \ B	0	1
0	0	1
1	0	0

$$B = \bar{A}B$$

Full Subtractor

(3-Bit)

<u>A</u>	<u>B</u>	<u>B-in</u>	<u>Difference</u>	<u>B-out</u>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

A \ BC	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$D = A \oplus B \oplus C$$

A \ BC	00	01	11	10
0	0	1	1	1
1	0	0	1	0

$$B = BC + \bar{A}C + \bar{A}B$$

Assignment


Full subtractor using Half subtractor

Adder

Half

$$S = A\bar{B} + \bar{A}B \rightarrow \text{XOR gate}$$


$$C = AB \rightarrow \text{AND gate}$$




Full

$$S = A \oplus B \oplus C_{in}$$

$$C = AB + BC_{in} + C_{in}A$$



Full Adder using half adder




Subtractor

Half

$$D = \bar{A}B + A\bar{B}$$


$$B_0 = \bar{A}B$$




Full

$$D = A \oplus B \oplus B_{in}$$

$$B_0 = \bar{A}B + \bar{A}B_{in} + B B_{in}$$



Full Subtractor using half subtractor



4-bit Adder Subtractor ckt.


4-bit Ripple Carry Adder

One's complement circuit (XOR gate)

Adder-Subtractor (4-bit)

Gate Delay & Propagation time

* Look-Ahead Carry Adder



$$P_i = A_i \oplus B_i$$

$$S_i = P_i \oplus G_i$$

$$G_i = A_i B_i$$

$$C_{i+1} = G_i + (P_i C_i)$$

$G_i \rightarrow$ Carry generator

$P_i \rightarrow$ Carry Propagator

Carry signal will be generated if

- Both A_i & B_i are 1
- Either A_i & B_i are 1 but C_i must be 1

$$C_{i+1} = G_i + P_i C_i$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) \\ = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0)$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 \\ + P_3 P_2 P_1 P_0 C_0$$

There are 4 gate delay

- > C_2, C_3, C_4 do not depend on its previous carry-in
- > C_4 does not ~~depend~~ need to wait for C_3 to propagate
- > As soon as C_0 is computed, C_4 can reach steady state.

$$\begin{array}{r} 01010 \\ + 00110 \\ \hline 10000 \end{array}$$

$$\begin{array}{r} 0101 \\ + 00110 \\ \hline 10011 \end{array}$$

$$\begin{array}{r} 10011 \\ + 00110 \\ \hline 11001 \end{array}$$

$$\begin{array}{r} 01110 \\ + 00110 \\ \hline 10100 \end{array}$$

$$\begin{array}{r} 01011 \\ + 00110 \\ \hline 10001 \end{array}$$

$$\begin{array}{r} 10010 \\ + 00110 \\ \hline 11000 \end{array}$$

$$\begin{array}{r} 01111 \\ + 00110 \\ \hline 10101 \end{array}$$

Combinational Circuits

BCD

<u>Decimal</u>	<u>Binary Sum</u>					<u>BCD Sum</u>				
	K	Z ₈	Z ₄	Z ₂	Z ₁	S ₈	S ₄	S ₂	S ₁	S ₀
0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	1
2	0	0	0	1	0	0	0	0	1	0
3	0	0	0	1	1	0	0	0	1	1
4	0	0	1	0	0	0	0	1	0	0
5	0	0	1	0	1	0	0	1	0	1
6	0	0	1	1	0	0	0	1	1	0
7	0	0	1	1	1	0	0	1	1	1
8	0	1	0	0	0	0	1	0	0	0
9	0	1	0	0	1	0	1	0	0	1
10	0	1	0	1	0	1	0	0	0	0
11	0	1	0	1	1	1	0	0	0	1
12	0	1	1	0	0	1	0	0	1	0
13	0	1	1	0	1	1	0	0	1	1
14	0	1	1	1	0	1	0	1	0	0
15	0	1	1	1	1	1	0	1	0	1
16	1	0	0	0	0	1	0	1	1	0
17	1	0	0	0	1	1	0	1	1	1
18	1	0	0	1	0	1	1	0	0	0
19	1	0	0	1	1	1	1	0	0	1

Add +6

$$C = K + Z_8 Z_4 + Z_8 Z_2$$

Cascading of BCD Adder

$$87 - 39$$

9's complement

$$\begin{array}{r} 87 \quad 1000 \quad 0111 \\ + 60 \quad 0110 \quad 0000 \\ \hline \end{array}$$

$$\begin{array}{r} 1110 \quad 0111 \\ + 0110 \\ \hline \end{array}$$

$$\begin{array}{r} 10100 \quad 0111 \\ \hline \end{array}$$

$$\begin{array}{r} 0100 \quad 1000 \\ \hline \end{array}$$

4

8

BCD to Excess-3 code converter

$$BCD + 3 = \text{Excess-3}$$

$$\begin{array}{r} 13 \\ + 3 \\ \hline 16 \end{array}$$

$$13 \rightarrow \text{excess-3} \Rightarrow 16$$

<u>Decimal</u>	<u>BCD</u>	<u>Excess-3</u>
0	0000	
1	0001	
2	0010	
3	0011	
4	0100	
5	0101	
6	0110	
7	0111	
8	1000	
9	1001	

Decimal BCD

	A	B	C	D
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10				
11				
12				
13				
14				
15				

Ex Code - 3

w	x	y	z
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
x	x	x	x
x	x	x	x
x	x	x	x
x	x	x	x
x	x	x	x
x	x	x	x

BCD after
2 does not
exist
↔

wx \ yz	00	01	11	10
00		1	1	
01	1		1	1
11	1			
10	1	1	1	1

K-Map

W

AB \ CD	00	01	11	10
00	0	0	0	0
01	0	1	1	1
11	x	x	x	x
10	1	1	x	x

$$W = A + BC + BD$$

X

AB \ CD	00	01	11	10
00	0	1	1	1
01	1	0	0	0
11	x	x	x	x
10	0	1	x	x

$$X = \bar{B}C + \bar{B}D + BC\bar{C}$$

Y

AB \ CD	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	x	x	x	x
10	1	0	x	x


$$Y = \bar{C}\bar{D} + CD$$


Z

AB \ CD	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	x	x	x	x
10	1	0	x	x

$$Z = \bar{D}$$

A B C D





Excess-3 to BCD converter

Decimal

Excess-3

BCD

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

W	X	Y	Z
X	X	X	X
X	X	X	1
X	X	X	X
X	X	X	X

X	X	X	X
X	X	X	X
X	X	X	X

① Binary to Gray code

$b_3 \ b_2 \ b_1 \ b_0$ $g_3 \ g_2 \ g_1 \ g_0$

② Gray to Binary

$g_3 \ g_2 \ g_1 \ g_0$ $b_3 \ b_2 \ b_1 \ b_0$

	<u>b_3</u>	<u>b_2</u>	<u>b_1</u>	<u>b_0</u>	<u>g_3</u>	<u>g_2</u>	<u>g_1</u>	<u>g_0</u>
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	1	1	1	1
11	1	0	1	1	1	1	1	0
12	1	1	0	0	1	0	1	0
13	1	1	0	1	1	0	1	1
14	1	1	1	0	1	0	0	1
15	1	1	1	1	1	0	0	0

$$g_3 = b_3$$

$$g_2 = b_3 \oplus b_2$$

$$g_1 = b_2 \oplus b_1$$

$$g_0 = b_1 \oplus b_0$$

	g_3	g_2	g_1	g_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	1
3	0	0	1	0
4	0	1	0	0
5	0	1	0	1
6	0	1	1	1
7	0	1	1	0
8	1	0	0	0
9	1	0	0	1
10	1	1	0	1
11	1	1	1	0
12	1	0	1	0
13	1	0	1	1
14	1	0	0	1
15	1	0	0	0

	b_3	b_2	b_1	b_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

$$b_3 = g_3$$

$$b_2 = g_3 \oplus g_2$$

$$b_1 = g_3 \oplus g_2 \oplus g_1$$

$$b_0 = g_3 \oplus g_2 \oplus g_1 \oplus g_0$$

	$\bar{g}_3 \bar{g}_2$	$\bar{g}_3 g_2$	$g_3 \bar{g}_2$	$g_3 g_2$
$\bar{g}_3 \bar{g}_2$	0	1	1	0
$\bar{g}_3 g_2$	0	1	1	0
$g_3 \bar{g}_2$	0	1	1	0
$g_3 g_2$	0	1	1	0

$b' =$

	$\bar{g}_1 \bar{g}_0$	$\bar{g}_1 g_0$	$g_1 \bar{g}_0$	$g_1 g_0$
$\bar{g}_3 \bar{g}_2$	0	1	0	1
$\bar{g}_3 g_2$	1	0	1	0
$g_3 \bar{g}_2$	0	1	0	1
$g_3 g_2$	1	0	1	0

$$\begin{aligned}
 & \bar{g}_3 \bar{g}_2 \bar{g}_1 g_0 + \bar{g}_3 \bar{g}_2 g_1 \bar{g}_0 + \bar{g}_3 g_2 \bar{g}_1 \bar{g}_0 \\
 & + \bar{g}_3 g_2 g_1 g_0 + g_3 \bar{g}_2 \bar{g}_1 g_0 + g_3 \bar{g}_2 g_1 \bar{g}_0 \\
 & + g_3 g_2 \bar{g}_1 \bar{g}_0 + g_3 g_2 g_1 g_0
 \end{aligned}$$

$$\Rightarrow g_3 \oplus g_2 \oplus g_1 \oplus g_0$$

Excess-3 to Gray code

Gray to Excess-3

	<u>Gray</u>				<u>Excess 3</u>			
	g_3	g_2	g_1	g_0	A	B	C	D
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	1	0	0	1	1	1
5	0	1	1	1	1	0	0	0
6	0	1	0	0	1	0	0	1
7	0	1	0	1	1	0	1	0
8	1	1	0	0	1	0	1	1
9	1	1	0	1	1	0	1	0
10	1	1	1	0	1	0	1	1
11	1	1	1	1	1	0	1	0
12	1	0	1	0	1	0	1	1
13	1	0	1	1	x	x	x	x
14	1	0	0	0	x	x	x	x
15	1	0	0	1	x	x	x	x


upto 9

Not
max

Binary to BCD } H.W.
 BCD to Binary
 Decimal

④ Comparator

Compares two digital or Binary number



1-Bit				
A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

A	B	
0	0	0
0	1	0
1	0	1
1	1	0

A	B	
0	0	1
0	1	0
1	0	0
1	1	1


A	B	
0	0	1
0	1	0
1	0	0
1	1	1

$$A < B: \underline{A \bar{B}}$$

$$A < B: \underline{\bar{A} B}$$

$$A = B:$$

$$\underline{A \bar{B} + \bar{A} B}$$



2-bit

a_1	a_0	b_1	b_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

$A > B$	$A < B$	$A = B$
0	0	1
0	1	0
0	1	0
0	1	0
1	0	0
0	0	1
0	1	0
0	1	0
1	0	0
1	0	0
0	0	1
0	1	0
1	0	0
1	0	0
1	0	0
0	0	1

$a_1 a_0 b_1 b_0$	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

$A > B$

$$A\bar{B} + B\bar{A}\bar{0} + AB\bar{0}$$

$$\rightarrow a_1\bar{b}_1 + a_0\bar{b}_1\bar{b}_0 + a_1a_0\bar{b}_0$$

AB \ CD	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

$$\underline{A < B}$$

$$\bar{A}C + \bar{A}\bar{B}D + CD\bar{B}$$

$$\bar{a}_1b_1 + \bar{a}_1\bar{a}_0b_0 + b_1b_0\bar{a}_0$$

AB \ CD	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1

$$\underline{A = B}$$

$$\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}D$$

$$+ ABCD + A\bar{B}C\bar{D}$$

$$\bar{a}_1\bar{a}_0\bar{b}_1\bar{b}_0 + \bar{a}_1a_0\bar{b}_1b_0$$

$$+ a_1a_0b_1b_0 + a_1\bar{a}_0b_1\bar{b}_0$$

④ Bit-Magnitude Comparator

$$2^4 = 16$$

$$x_i = A_i B_i + A_i \bar{B}_i$$

$$i = 0, 1, 2, 3 \dots$$

$$\text{So } (A=B) = x_2 \cdot x_1 \cdot x_0$$

① A > B | $\begin{matrix} A_3 & A_2 & A_1 & A_0 \\ B_3 & B_2 & B_1 & B_0 \end{matrix}$

$$\textcircled{1} A_3 = 1 \quad B_3 = 0$$

$$\textcircled{2} A_3 = B_3 \text{ \& } A_2 = 1 \quad B_2 = 0$$

$$A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1'$$

$$+ x_3 x_2 x_1 A_0 B_0'$$

② For A < B | $\begin{matrix} A_3 & A_2 & A_1 & A_0 \\ B_3 & B_2 & B_1 & B_0 \end{matrix}$

$$A_3' B_3 + x_3 A_2' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0' B_0$$

1	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0
1	1	1	0	1	1	0	0
1	1	1	1	1	1	1	0


0	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0
1	1	0	0	1	1	1	0
1	1	1	0	1	1	1	1

A > B

A < B

Parity Code??

Parity generator and checker



Example & explanation

→ limited to 1 bit

Hamming code is used to detect the error.

* Hamming Code

→ Multiple parity bits

$$2^k \geq n + k + 1$$

k = no. of parity bits
n = no. of bits

let $n = 4$

$$2^k \geq 4 + k + 1 \Rightarrow 2^k \geq 5 + k$$

So $k = 3$

Thus there will be 4 bits in binary code & 3 parity bits.

d7 d6 d5 p4 d3 p2 p1 ← Hamming Code

$$\begin{aligned} p1 &= d3 \oplus d5 \oplus d7 \\ p2 &= d3 \oplus d6 \oplus d7 \\ p3 &= d5 \oplus d6 \oplus d7 \end{aligned}$$

Q 1011

~~d7 d6 d5 p4 d3 p2 p1~~
d7 d6 d5 p4 d3 p2 p1
1 0 1 ? ? ? ?

$$\begin{aligned} p1 &= d3 \oplus d5 \oplus d7 = 1 \\ p2 &= d3 \oplus d6 \oplus d7 = 0 \\ p3 &= d5 \oplus d6 \oplus d7 = 0 \end{aligned}$$

1010101

$$x = d3 \oplus d5 \oplus d7 \oplus p1$$

$$y = d2 \oplus d6 \oplus d7 \oplus p2$$

$$z = d5 \oplus d6 \oplus d7 \oplus p4$$

Received data: 1010001

d7	d6	d5	d4	d3	d2	d1	d0	d7	d6	d5	p4	d3	p2	p1
1	0	1	0	0	0	0	1	1	0	1	0	0	0	1

$$x = 0 \oplus 1 \oplus 1 \oplus 1 = 1$$

$$y = 1$$

$$z = 0$$

$$zyx = 011 \text{ Equal to } 3$$


3rd bit is erroneous that is d3

Correct code:

1010101


* Multiplexer (Mux)

4x1 / 4-to-1 multiplexer
4 input bits 1 output
& 2 control bit



V_{cc} for 1
GND for 0.

$\Sigma(1,4,5,6) = F(x,y,z)$





Multiplexer is universal logic circuit

$\Sigma(1,2,6,7)$


x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



8x1

16 to 1




$$F(A, B, C) = \sum 1, 2, 4, 5$$

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

$F = C$
 $F = C'$
 $F = 1$
 $F = 0$


	I_0	I_1	I_2	I_3
C'	0	②	④	6
C	①	3	⑤	7
	C	C'	1	0



$$F(A, B, C, D) = \sum (1, 3, 4, 11, 12, 13, 14, 15)$$


	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
A'	0	①	2	③	④	5	6	7
A	8	9	10	⑪	⑫	⑬	⑭	⑮
	0	A'	0	1	1	A	A	A

(A) B C D
 ↘ selection line
 outside




$$F(A, B, C, D) = \sum (0, 1, 2, 4, 6, 9, 12, 14)$$

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
A'	⑦	①	②	3	④	5	⑥	7
A	8	⑨	10	11	⑫	13	⑭	15
	A'	1	0	A'	0	1	0	0



* Demultiplexer




1-3 25 ①
3-1 ①
3
12-31
24-13-10
12-10
24-10
40

* Decoder

whose purpose is to decode the information.
Design a full adder using decoder.

^{n₂} A	^{n₁} B	^{n₀} C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



④ Encoder


Performs the reverse operation of decodes

① Priority Encoder

Higher value gets the priority
4 to 2 priority encoder,

upto 2nd run

SR latch





R=1

R	S	Q
0	0	Prev state
0	1	Set Q to 1
1	0	Set Q to 0
1	1	Forbidden state

Forbidden state

R	S	Q	Q-bar	Comment
0	0	?	?	Stored state remains
0	1	1	0	Set Q to 1
0	0	1	0	Now Q remembers 1
1	0	0	1	"Reset" Q to 0
1	0	0	1	Now Q remembers 0
0	0	0	1	
1	1	0	0	Both go low
0	0	?	?	Unstable

SR latch (NAND version)




S	R	Q	Q-bar	
0	0	1	1	Forbidden
0	1	1	0	Set
1	0	0	1	Reset
1	1	1	0	Last state
0	1	0	1	Last state

R	S	Q
0	0	Last state
0	1	Q=0 Reset
1	0	Q=1 Set state
1	1	Forbidden state

$$Q(t+1) = S + \bar{R}Q$$

$$SR = 0$$

D-Flip flop




C	D	Next state of Q
0	x	No change
1	0	Q=0 Reset
1	1	Q=1 Set

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

$$Q_{n+1} = D$$

J K Flip flop

0	0	No change
0	1	Reset $Q = 0$
1	0	Set $Q = 1$
1	1	Toggle



$$Q = 0$$

$$\bar{Q} = 1$$

Master slave flip flop: Toggling race and

Q	J	K	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

$$Q_{t+1} = J\bar{Q} + KQ$$

T-Flip flop J & K are shorted

$$Q_{t+1} = T\bar{Q} + \bar{T}Q = T \oplus Q$$

Assignment:
Count the sequence from 0 to 7

① using SR Flip flop, JK Flip flop, D flip flop
② K-map
③ K-map
④ K-map
⑤ K-map
⑥ K-map
⑦ K-map
⑧ K-map
⑨ K-map
⑩ K-map
⑪ K-map
⑫ K-map
⑬ K-map
⑭ K-map
⑮ K-map
⑯ K-map
⑰ K-map
⑱ K-map
⑲ K-map
⑳ K-map
㉑ K-map
㉒ K-map
㉓ K-map
㉔ K-map
㉕ K-map
㉖ K-map
㉗ K-map
㉘ K-map
㉙ K-map
㉚ K-map
㉛ K-map
㉜ K-map
㉝ K-map
㉞ K-map
㉟ K-map
㊱ K-map
㊲ K-map
㊳ K-map
㊴ K-map
㊵ K-map
㊶ K-map
㊷ K-map
㊸ K-map
㊹ K-map
㊺ K-map
㊻ K-map
㊼ K-map
㊽ K-map
㊾ K-map
㊿ K-map

① Using SR Flip Flop, JK Flip Flop, D Flip Flop

⑥ K-mof

6

③ D -flip flop

(L + B + A) format

MCDH

Sequential ckt: Clock must.

SiC³



* Sequential Logic Circuits

→ The output state of a "sequential logic circuit" depends on present input as well as past output.

→ It is a bi-stable device

→ Outputs from the system are "fed back" as new inputs.

① Clock


→ Asynchronous: Circuit change their state and output values whenever a change in input value occurs.
↳ clockless.

→ synchronous: Change their value at fixed points of time

↳ clock

Counter (Module 5)


Synchronous Mod 12 counter using JK flip flop, SR flip flop, D flip flop.

Module-4① Latches

Building blocks of
Seq. circuits.

→ Built from logic gates

→ Without clock



→ level triggered

[Set stage: 1]
[Reset stage: 0]


latch is sensitive only when $C=1$

Flip flop

→ Built from latches


→ with clock

(JK, SR, D, T)



→ Edge triggered

SR latch (NOR gates)



$S \rightarrow \bar{Q}$ $R \rightarrow Q$

NOR gates



each '1' cause the output '0' because

<u>S</u>	<u>R</u>	<u>Q</u>	<u>Q̄</u>
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1		

(Set state)

(Previous state)

(Reset)

(Prev state)

$$\overline{0+Q} = (1)(\bar{Q}) = \bar{Q}$$

$$\overline{(0+\bar{Q})} = (1)Q = Q$$

<u>S</u>	<u>R</u>	<u>Q</u>	<u>Q̄</u>
----------	----------	----------	-----------

No change (Hold)


0 1 0 1

1 0 1 0


1 1 Invalid Output (Not defined)

SR latch (NAND gates)

$S \rightarrow Q$ $R \rightarrow \bar{Q}$



0	0	1
0	1	0
1	0	0
1	1	0




<u>S'</u>	<u>R'</u>	<u>Q(n+1)</u>	<u>Q̄</u>
-----------	-----------	---------------	-----------

0	0	1	1
0	1	1	0
1	0	0	1
1	1	0	1

Forbidden

Last state

SR Flipflop (Nand gate)




Nand

① done se
② data line

Clock	S	R	Q	$\bar{Q}$	Cond
0	x	x	1	x	No change
1	0	0	0	1	No change
1	0	1	0	1	Set $Q=0$ (Reset state)
1	1	0	1	0	Set $Q=1$ (Set state)
1	1	1	1	1	Undefined

Characteristic eqⁿ for SR flip flop



Truth table


Clock	S	R	Q_{n+1}
0	x	x	x
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Invalid

Q	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	x
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	x


Q \ R	00	01	11	10
0	0	0	x	1
1	1	0	x	1

$$Q_{n+1} = S + QR$$


Triggering of flip flop



S	R	Q	$\bar{Q}$
0	0	0	1
0	1	0	1
1	0	1	0
1	1	Not allow	




Positive edge triggs.





Negative edge triggs

* D-flip flop:

It is way to eliminate the undesirable indeterminate state in the RS flip flop to ensure that S and R are never 1 simultaneously



D=0
S=0
D=1
S=1



Ck	D	Q_{n+1}
0	x	No change
1	0	0 (Reset)
1	1	1 (Set)

Characteristic eqⁿ (D flip flop)

ck	D	Q _{n+1}	Q _n	D	Q _{n+1}
0	x	Q _n	0	0	0
1	0	0	0	1	1
1	1	1	1	0	0
			1	1	1

Q _n \ D	0	1
0	0	1
1	0	1

$Q_{n+1} = D$

Excitation table


Present state	Next state	D
Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Q _n \ Q _{n+1}	0	1
0	0	1
1	1	1

$D = Q_{n+1}$


JK Flip Flop:

In SR flip flop $S=R=1$ should be avoided. To overcome this JK flip flop is used.



$$S = J\bar{Q}_n$$


$$R = KQ_n$$



J	K	Q_n	$\bar{Q}_n$	$J\bar{Q}_n$	KQ_n	Q_{n+1}	
0	0	0	1	0	0	0	Q_n
0	0	1	0	0	0	1	
0	1	0	1	0	0	0	0
0	1	1	0	0	1	0	
1	0	0	1	1	0	1	1
1	0	1	0	0	0	1	
1	1	0	1	1	0	1	$\bar{Q}_n$
1	1	1	0	0	1	0	

J	K	Q_{n+1}	
0	0	Q_n	(No change)
0	1	0	(Resets Q to 0)
1	0	1	(Set Q to 1)
1	1	$\bar{Q}_n$	(Toggle)

When $J=K=Clk=1$ then the state of flip flop keeps on toggling which leads to uncertainty of the output which is also called as Race around Condition.



$$Q_{n+1} = \bar{Q}J + Q\bar{K}$$

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

* Master - Slave JK flip flop

→ Design using two separate flip flops. One act as master other as slave.



→ JK flip flop is rep in series connection

→ avoids race around condⁿ

① Output of master JK flip flop, is fed to input of slave JK flip flop

② Output of slave JK flip flop is feedback to input of master JK - -

③ Clock is given to JK flip flop & is passed through not gate to slave flip flop.




$$J = K = 1$$

$$clk = 1$$

* T-Flip flop

For using as toggling

J K short are ~~not~~



clk	J	K	Q _{n+1}
0	x	x	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	$\bar{Q}_n$

Q _n	T	Q _{n+1}
0	x	Q _n
1	0	Q _n
1	1	$\bar{Q}_n$

$$(J = K = 0)$$

Q	T	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Q _n \ T	0	1
0	0	1
1	1	0


$$Q_{n+1} = \bar{Q}_n T + Q_n \bar{T}$$

A	B	C	TA	TB	TC
0	0	0	0	0	1
0	0	1	0	1	1
0	1	0	0	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	0	0	1
1	1	1	1	1	1

$$T_A = BC$$

$$T_B = C$$

$$T_C = 1$$



—X—

Example

$$A(t+1) = \bar{A}\bar{B}CD + \bar{A}\bar{B}C + ACD + A\bar{C}\bar{D}$$

$$B(t+1) = \bar{A}C + C\bar{D} + \bar{A}B\bar{C}$$

$$C(t+1) = B$$

$$D(t+1) = D'$$

$$Q(t+1) = J\bar{Q} + Q\bar{K}$$

$$A(t+1) = (\bar{B}CD + \bar{B}C)A' + A(CD + \bar{C}\bar{D})$$

$$J = (\bar{B}CD + \bar{B}C) = \bar{B}C$$

$$K = (CD + \bar{C}\bar{D})' = \bar{C} \cdot D + C\bar{D}$$

$$B(t+1) = \bar{A}C + C\bar{D} + \bar{A}B\bar{C}$$


$$B(t+1) = (\bar{A} + \bar{D})C + (\bar{A}B)\bar{C}$$

$$J = \bar{A} + \bar{D}$$

$$K = (\bar{A}B)' = A\bar{B}$$

* Register

- Flip-flops are essential comp.
- Circuit that include flip flop
- Register is a collection of flip flop
 - ↳ used to store single bit digital data.
- It also contain combinational gates that perform data processing tasks.
- The gate control when & how new info is transferred into the register



- A register capable of shifting its binary info in both or one direction is called ~~one~~ shift register

* Shift Register


- used to implement arithmetic operation

4 types

- ① SISO
- ② SIPO
- ③ PISO
- ④ RPO

SISO

Allows serial input and produces serial output



	clk	Q_2	Q_1	Q_0
	0	0	0	0
1	1	1	0	0
0	2	0	1	0
1	3	1	0	1
0	4	0	1	0
0	5	0	0	1

shift + right


n bit required to store data

$n-1$ bit to read the data

$2n-1$ for total proc

SIPO

Serial input produces parallel output




CLK	Q_3	Q_2	Q_1	Q_0
Initially	0	0	0	0
↑	1	0	0	0
↑	0	1	0	0
↑	0	0	1	0
↑	1	0	0	1

n -bits to store data

0 clock for used data

n for total proc.

PIPO / storage register / Buffer / Rev.




1 clock to store data

0 clock to read data


Total processing = 1

PI 30

Operates in 2 modes (i) Load mode $\rightarrow$ Active low $\bar{B}_0$
(ii) Shift mode $\rightarrow$ Active high B_2



$\rightarrow$ Load mode is used to load the data in parallel.
 $\rightarrow$ After the data is loaded, it is shifted serially out of the register



$(B_0, B_1, B_2, B_3) \rightarrow$ Inputs

Shift Load $\rightarrow$ 2 lines


one with not

one normal $\rightarrow$ one and gate


Load mode = 0

Shift mode = 1

Bidirectional Shift register



(see video)



m = 1

right shift

$D_{in} \rightarrow Q_3 \rightarrow Q_2 \rightarrow Q_1 \rightarrow Q_0$



m = 0

$Q_3 \leftarrow Q_2 \leftarrow Q_1 \leftarrow Q_0 \leftarrow D_{in}$

* Universal Shift register

Shift left
Shift right
PIPO
Hold data

} 4 funcⁿ



Counter : used to count pulses as well as frequency divider


- No. of times the specific time has been occurred
- Input must be digital.
- Single clock input & multiple output
- The output rep. BCD
- Modulus is the no. of diff. output states through which counter goes through before returning to its first state

For 4 Bit MOD 16
3 Bit MOD 8

(For n bits
max counts = 2^n
from 0 to $n-1$)


Synchronous

- Parallel counter
- circuit delay is prop. delay of one flip flop.
- All flip-flops of the counter driven by same clock.



Asynchronous

- Ripple counter
- circuit delay is prop. delay of all flip flops.
- Output of one flip flop is used as clock input of other flip flop




BCD (Decade) Counter

→ counts 0 to 9 (4 bits)

MOD 10 counter

a_3	a_2	a_1	a_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1




Asynchronous counter



- Ripple counter
- Clock pulse ripples throughout the chkt
- Diff. flipflops are used with a diff. clock pulse
- All flip flops are used in toggle mode.
- The flipflop applied with external clock pulse act as LSB.
- It may be up or down counter

UP counter

State	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1



Down Counter



Ring Counter : (Synchronous counter)


- Composed of flip flop working as shift register
- The output of the last flip flop fed to the input of the first

Straight

Output of last flip flop connects to the first flip flop of the shift register input

Twisted (Johnson)

→ Complement output of the last flip flop of shift register to input of the first flip flop



$$Q_3^{(n+1)} = D_3 = Q_0^{(n)}$$

State	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	1	0	0	0
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				

n bit ring


$|N|$ states

usable $\Rightarrow n$

unusable $\Rightarrow 2^n - n$

Johnson Counter

→ Favoured as they offer twice as many count states from the same no. of flip flops.



N bit


$2N$ states

$$Q_3^{(n+1)} = D_3 = \overline{Q_0^{(n)}}$$

$$Q_2^{(n+1)} = D_2 = Q_3^{(n)}$$


0	0	0	0
0	0	0	1
0	0	1	1
0	1	1	1
1	1	1	1
1	1	1	0
1	1	0	0
1	0	0	0
0	0	0	0

Asynchronous UP Counter




In T-flip flop when input is 1, it will toggle
 Note: there is negative edge triggered

OR






In case of J-K flip flop



Short का देना है वस



Asynchronous (Ripple) down Counter



*Modulo Counter by Asynchronous counter:

Eg. Modulo 6 counter
To count from 0 to 5

0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1



CLR is connected to NAND gate

ABCD (Decade) Counter


In BCD counter it counts 0 to 9

To count (0 to 9) it takes 4 bits

Q_2	Q_3	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

CLR terminal
Active (low)

CLR



2-bit synchronous counter by JK flip flop

Ring Counter

—X—X—
Module - 5

Counter:

- It is a device used to count the no. of times a particular event occurred.
- The output represents binary or BCD numbers.
- Single clock input & multiple output.
- Used as frequency divider.

Synchronous

- Parallel counter
- The clock signal is common to all flip flop.
- Simpler design
- Circuit delay is prop. delay of one flip flop.
- Faster
- High cost
- large no. of logic gates are req.

Modulus


Total no. of states through which a counter has progress.
 2^N


(0 to $2^n - 1$) state

Asynchronous


- Ripple counter
- Output of one flip flop act as clock input of another flip flop.
- Complex design
- Circuit delay is prop. delay of all flip flop
- Slower
- Low cost
- less no. of logic gates are required.

Ripple Up





BCD decade counter :-
4 flip flop.
0-9 MOD 10



Q) $0 \rightarrow 1 \rightarrow 3 \rightarrow 7 \rightarrow 6 \rightarrow 1$ K_0 circ (T, J, K)

Q_2	Q_1	Q_0	Q_2^*	Q_1^*	Q_0^*	T_2	T_1	T_0
0	0	0						
0	0	1						
0	1	0						
0	1	1						
1								
1								
1								
1								

Ring Counter :-

Collection of flip-flop working as shift register, with the output of last flip-flop fed to the input of the first, making a circular or ring-like structure.

Binary counter $\rightarrow 2^n$ states for n bits

Ring $\rightarrow n$ states


Johnson $\rightarrow 2n$ states

Clear & preset is used

Overriding input

		Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	0
1	1	1	1	0	0
1	1	0	1	1	0
1	1	1	0	1	1

	Q_3	Q_2	Q_1	Q_0
0	1	0	0	0
1	0	1	0	0
0	0	0	1	0
0	0	0	0	1



Totals

2ⁿ state (twice as many states from the same no. of flip flops).

Output of the complement of last flip flop is fed as input to the first flip flop.

Used in comm. system as ad. bits are differ by only one bit

clk	Q ₀	Q ₁	Q ₂	Q ₃	
↓	0	0	0	0	(0)
↓	1	0	0	0	(1)
↓	1	1	0	0	(2)
↓	1	1	1	0	(3)
↓	1	1	1	1	(4)
↓	0	1	1	1	(5)
↓	0	0	1	1	(6)
↓	0	0	0	1	(7)
↓	0	0	0	0	(0)